

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
		(metal\$3 near4 precursor) with ((dielectric oxide)	US-PGPU B; USPAT; EPO; JPO	OR	ON	2005/01/04 10:46
		("(microadjstructuremicrostructure)with(gripermanipulator)").PN.	US-PGPU B; USPAT; USOCR	OR	OFF	2004/11/30 13:36
L1	1935	(oxide near4 (aluminum tatalum titanium)) with precursor	US-PGPU B; USPAT; EPO; JPO	OR	ON	2005/01/04 09:17
L2	1269	((silicon germanium) near2 containing) with precursor	US-PGPU B; USPAT; EPO; JPO	OR	ON	2005/01/04 09:25
L3	2493	(diffusi\$3 near2 barrier) with (dielectric)	US-PGPU B; USPAT; EPO; JPO	OR	ON	2005/01/04 09:35
L4	4100	(diffusi\$3 near2 barrier) with (dielectric oxide)	US-PGPU B; USPAT; EPO; JPO	OR	ON	2005/01/04 09:35
L5	72	2 and 4	US-PGPU B; USPAT; EPO; JPO	OR	ON	2005/01/04 09:40
L6	72	5 and precursor	US-PGPU B; USPAT; EPO; JPO	OR	ON	2005/01/04 13:08
L7	28	6 and ('ald' atomic adj layer)	US-PGPU B; USPAT; EPO; JPO	OR	ON	2005/01/04 10:46
L8	6	(metal\$3 near4 precursor) with ((dielectric oxide) with (diffusion near2 barrier))	US-PGPU B; USPAT; EPO; JPO	OR	ON	2005/01/04 10:46
L9	72	6 and precursor	US-PGPU B; USPAT; EPO; JPO	OR	ON	2005/01/04 14:23
L10	6	8 and precursor	US-PGPU B; USPAT; EPO; JPO	OR	ON	2005/01/04 10:37
L11	4549	(metal\$3 near4 precursor) with (dielectric oxide)	US-PGPU B; USPAT; EPO; JPO	OR	ON	2005/01/04 10:46

L12	100	11 and ((dielctric oxide) with (diffusion near2 barrier))	US-PGPU B; USPAT; EPO; JPO	OR	ON	2005/01/04 10:46
L13	10	12 and ('ald' atomic adj layer)	US-PGPU B; USPAT; EPO; JPO	OR	ON	2005/01/04 10:52
L14	10	12 and (atomic adj layer)	US-PGPU B; USPAT; EPO; JPO	OR	ON	2005/01/04 13:15
L15	1	"20040132313"	US-PGPU B; USPAT; EPO; JPO	OR	ON	2005/01/04 13:08
L16	15	"6077774"	US-PGPU B; USPAT; EPO; JPO	OR	ON	2005/01/04 14:39
L17	2	10/215990	US-PGPU B; USPAT; EPO; JPO	OR	ON	2005/01/04 15:22
L18	73	"6203613"	US-PGPU B; USPAT; EPO; JPO	OR	ON	2005/01/04 15:25
L19	2	10/215990	US-PGPU B; USPAT; EPO; JPO	OR	ON	2005/01/04 15:25
S1	71993	(method process\$3) with (side adj wall sidewall spacer)	US-PGPU B; USPAT; EPO; JPO	OR	ON	2003/06/06 10:43
S2	10472	((method process\$3) with (side adj wall sidewall spacer)) and ((substrate with gate) same (dielectric oxide))	US-PGPU B; USPAT; EPO; JPO	OR	ON	2003/05/27 09:43
S3	8483	((method process\$3) with (side adj wall sidewall spacer)) and ((substrate with gate) same (dielectric oxide))) and ((etch\$3) with (side adj wall sidewall spacer))	US-PGPU B; USPAT; EPO; JPO	OR	ON	2003/05/27 09:44
S4	3612	((method process\$3) with (side adj wall sidewall spacer)) and ((substrate with gate) same (dielectric oxide))) and (etch\$3 with (plasma vapor))	US-PGPU B; USPAT; EPO; JPO	OR	ON	2003/05/27 08:42

S5	1636	(((method process\$3) with (side adj wall sidewall spacer)) and ((substrate with gate) same (dielectric oxide))) and (etch\$3 with (plasma vapor))) and (substrate with (anneal\$3 heat\$3 thermal\$5 temperature))	US-PGPU B; USPAT; EPO; JPO	OR	ON	2003/05/27 09:45
S6	1636	((((method process\$3) with (side adj wall sidewall spacer)) and ((substrate with gate) same (dielectric oxide))) and (etch\$3 with (plasma vapor))) and (substrate with (anneal\$3 heat\$3 thermal\$5 temperature))) and (substrate anneal\$3 heat\$3 thermal\$5 temperature gate dielectric oxide sidewall spacer side wall plasma vapor etching etch\$2 gate)	US-PGPU B; USPAT; EPO; JPO	OR	ON	2003/05/27 09:45
S7	364	((((((method process\$3) with (side adj wall sidewall spacer)) and ((substrate with gate) same (dielectric oxide))) and (etch\$3 with (plasma vapor))) and (substrate with (anneal\$3 heat\$3 thermal\$5 temperature))) and (substrate anneal\$3 heat\$3 thermal\$5 temperature gate dielectric oxide sidewall spacer side wall plasma vapor etching etch\$2 gate)) and ((rotation\$2 rotat\$2 rotating spin\$4 turning turn\$3) with substrate)	US-PGPU B; USPAT; EPO; JPO	OR	ON	2003/05/27 08:50

S8	99	(((((((method process\$3) with (side adj wall sidewall spacer)) and ((substrate with gate) same (dielectric oxide))) and (etch\$3 with (plasma vapor))) and (substrate with (anneal\$3 heat\$3 themal\$5 temperature))) and (substrate anneal\$3 heat\$3 themal\$5 temperature gate dielectric oxide sidewall spacer side wall plasma vapor etching etch\$2 gate)) and ((rotation\$2 rotat\$2 rotating spin\$4 turning turn\$3) with substrate)) and (acid with etch\$3)	US-PGPU B; USPAT; EPO; JPO	OR	ON	2003/05/27 08:51
S9	10135	(method process\$3) with ((side adj wall sidewall spacer) with (gate transistor))	US-PGPU B; USPAT; EPO; JPO	OR	ON	2003/05/27 09:41
S10	28954	((side adj wall sidewall spacer) with (gate transistor))	US-PGPU B; USPAT; EPO; JPO	OR	ON	2003/05/27 09:43
S11	22184	((((side adj wall sidewall spacer) with (gate transistor))) and ((dielectric insulat\$3 oxide) with gate)	US-PGPU B; USPAT; EPO; JPO	OR	ON	2003/05/27 09:44
S12	13851	((((side adj wall sidewall spacer) with (gate transistor))) and ((dielectric insulat\$3 oxide) with gate)) and ((etch\$3) with (side adj wall\$1 sidewall\$1 spacer\$1))	US-PGPU B; USPAT; EPO; JPO	OR	ON	2003/05/27 09:45
S13	4977	((((side adj wall sidewall spacer) with (gate transistor))) and ((dielectric insulat\$3 oxide) with gate)) and ((etch\$3) with (side adj wall\$1 sidewall\$1 spacer\$1))) and (substrate with (anneal\$3 heat\$3 themal\$5 temperature))	US-PGPU B; USPAT; EPO; JPO	OR	ON	2003/05/27 09:46

S14	4977	(((((side adj wall sidewall spacer) with (gate transistor))) and ((dielectric insulat\$3 oxide) with gate)) and ((etch\$3) with (side adj wall\$1 sidewall\$1 spacer\$1))) and (substrate with (anneal\$3 heat\$3 themal\$5 temperature))) and (substrate anneal\$3 heat\$3 themal\$5 temperature gate dielectric oxide sidewall spacer side wall plasma vapor etching etch\$2 gate insulat\$3)	US-PGPU B; USPAT; EPO; JPO	OR	ON	2003/05/27 09:48
S15	2079	((((((side adj wall sidewall spacer) with (gate transistor))) and ((dielectric insulat\$3 oxide) with gate)) and ((etch\$3) with (side adj wall\$1 sidewall\$1 spacer\$1))) and (substrate with (anneal\$3 heat\$3 themal\$5 temperature))) and (substrate anneal\$3 heat\$3 themal\$5 temperature gate dielectric oxide sidewall spacer side wall plasma vapor etching etch\$2 gate insulat\$3)) and (wet near\$5 etch\$3)	US-PGPU B; USPAT; EPO; JPO	OR	ON	2003/05/27 09:48

EAST - [6174.wsp:1]

File View Edit Tools Window Help

5 and precursor

US 6800521 B2 20041005 14 Process for the formation of RuSixOy-containing barrier layers for high-k dielectrics

US 6794284 B2 20040921 15 Systems and methods for forming refractory metal nitride layers using disilazanes

US 6787449 B2 20040907 15 Method for the formation of RuSixOy-containing barrier layers for high-k dielectrics

US 6780499 B2 20040824 13 Ordered two-phase dielectric film, and semiconductor device containing the same

US 6753258 B1 20040622 15 Integration scheme for dual damascene structure

US 6744138 B2 20040601 15 RuSixOy-containing barrier layers for high-k dielectrics

US 6693345 B2 20040217 15 Semiconductor wafer assemblies comprising photoresist over silicon nitride

US 6689646 B1 20040210 13 Plasma method for fabricating oxide thin films

US 6686489 B2 20040203 19 Metal organic precursors for transparent metal oxide thin films and method of

US 6656840 B2 20031202 14 Method for forming silicon containing layers on a substrate

US 6630413 B2 20031007 8 CVD syntheses of silicon nitride materials

5 and precursor

US 6800521 B2 20041005 14 Process for the formation of RuSixOy-containing barrier layers for high-k dielectrics

US 6794284 B2 20040921 15 Systems and methods for forming refractory metal nitride layers using disilazanes

US 6787449 B2 20040907 15 Method for the formation of RuSixOy-containing barrier layers for high-k dielectrics

US 6780499 B2 20040824 13 Ordered two-phase dielectric film, and semiconductor device containing the same

US 6753258 B1 20040622 15 Integration scheme for dual damascene structure

US 6744138 B2 20040601 15 RuSixOy-containing barrier layers for high-k dielectrics

US 6693345 B2 20040217 15 Semiconductor wafer assemblies comprising photoresist over silicon nitride

US 6689646 B1 20040210 13 Plasma method for fabricating oxide thin films

US 6686489 B2 20040203 19 Metal organic precursors for transparent metal oxide thin films and method of

US 6656840 B2 20031202 14 Method for forming silicon containing layers on a substrate

US 6630413 B2 20031007 8 CVD syntheses of silicon nitride materials

438/253 257/295; 257/783; 438/643; 438/648; 257/E21.021; 257/E21.171; 257/E21.273; 257/E21.581; 438/692; 438/693; 257/750; 257/758; 257/E21.021; 257/632; 257/E21.413; 257/E29.28; 252/182.3; 423/593.1; 438/622; 438/680; 257/E21.293; 438/759

Marsh, Eugene P.

Vaartsra, Brian A.

Marsh, Eugene P.

Gates, Stephen
McConnell et al.

Gaillard, Frederic et al.

Marsh, Eugene P.

Moore, John T. et al.

Joshi, Pooran Chandra
et al.

Celinska, Jolanta et al.

Rajagopalan, Nagarajan
et al.

Todd, Michael A.

Handy

438

257

626-627

643

* 653

778-779

751

EAST- [G174wp:1]

File View Edit Tools Window Help

5 and precursor

US 6605549 B2

20030812

12

Method for improving nucleation and adhesion of CVD and ALD films deposited

438/758

257/E21.576; 257/E21.584;

Leu, Jihperng et al.

US 6605502 B2

20030812

19

Isolation using an antireflective coating

438/225

257/E21.029; 257/E21.258;

Iyer, Ravi et al.

US 6566281 B1

20030520

10

Nitrogen-rich barrier layer and structures formed

438/786

257/E21.269; 257/E21.639;

Buchanan; Douglas Andrew et al.

US 6559070 B1

20030506

39

Mesoporous silica films with mobile ion gettering and accelerated processing

438/781

257/E21.273; 427/162;

Mandal, Robert P.

US 6534404 B1

20030318

10

Method of depositing diffusion barrier for copper interconnect in integrated circuit

438/680

257/E21.17; 257/E21.584;

Danek; Michal et al.

US 6495450 B1

20021217

19

Isolation using an antireflective coating

438/636

257/E21.029; 257/E21.258;

Iyer, Ravi et al.

US 6433430 B1

20020813

Contact structure having a diffusion barrier

257/751

257/754; 257/763;

Sharan; Sujit et al.

US 6423631 B1

20020723

Isolation using an antireflective coating

438/636

257/510; 257/E21.029;

Iyer, Ravi et al.

US 6417559 B1

20020709

Semiconductor wafer assemblies comprising photoresist over silicon nitride

257/640

257/629; 257/632;

Moore; John T. et al.

US 6376691 B1

20020423

Metal organic precursors for transparent metal oxide thin films and method of

556/28

252/182.3; 534/15;

Celinska; Jolanta et al.

US 6284651 B1

20010904

Method for forming a contact having a diffusion barrier

438/649

257/E21.165; 257/E21.166;

Sharan; Sujit et al.

Ready

